COMMON FOR

1. VLSI
2. VLSI Design
3. VLSI System Design
4. VLSI & MICRO ELECTRONICS
ACADEMIC REGULATIONS R13 FOR M. Tech (REGULAR) DEGREE COURSE

Applicable for the students of M. Tech (Regular) Course from the Academic Year 2013-14 onwards

The M. Tech Degree of Jawaharlal Nehru Technological University Kakinada shall be conferred on candidates who are admitted to the program and who fulfil all the requirements for the award of the Degree.

1.0 ELIGIBILITY FOR ADMISSIONS

Admission to the above program shall be made subject to eligibility, qualification and specialization as prescribed by the University from time to time.

Admissions shall be made on the basis of merit/rank obtained by the candidates at the qualifying Entrance Test conducted by the University or on the basis of any other order of merit as approved by the University, subject to reservations as laid down by the Govt. from time to time.

2.0 AWARD OF M. Tech DEGREE

2.1 A student shall be declared eligible for the award of the M. Tech Degree, if he pursues a course of study in not less than two and not more than four academic years.

2.2 The student shall register for all 80 credits and secure all the 80 credits.

2.3 The minimum instruction days in each semester are 90.

3.0 A. COURSES OF STUDY

The following specializations are offered at present for the M. Tech course of study.

1. M.Tech- Structural Engineering
2. M.Tech- Transportation Engineering
3. M.Tech- Infrastructure Engineering & Management
4. ME- Soil Mechanics and Foundation Engineering
5. M.Tech- Environmental Engineering
6. M.Tech-Geo-Informatics
7. M.Tech-Spatial Information Technology
8. M.Tech- Civil Engineering
11. M.Tech- Power Electronics
12. M.Tech- Power & Industrial Drives
13. M.Tech- Power Electronics & Electrical Drives
15. M.Tech- Power Electronics & Drives
16. M.Tech- Power Systems
17. M.Tech- Power Systems Engineering
18. M.Tech- High Voltage Engineering
20. M.Tech- Power System and Control
22. M.Tech- Electrical Machines and Drives
23. M.Tech- Advanced Power Systems
25. M.Tech- Control Engineering
26. M.Tech- Control Systems
27. M.Tech- Electrical Power Engineering
28. M.Tech- Power Engineering & Energy System
29. M.Tech- Thermal Engineering
30. M.Tech- CAD/CAM
32. M.Tech- Computer Aided Design and Manufacture
33. M.Tech- Advanced Manufacturing Systems
34. M.Tech-Computer Aided Analysis & Design
35. M.Tech- Mechanical Engineering Design
36. M.Tech- Systems and Signal Processing
38. M.Tech- Electronics & Communications Engineering
39. M.Tech- Communication Systems
40. M.Tech- Communication Engineering & Signal Processing
41. M.Tech- Microwave and Communication Engineering
42. M.Tech- Telematics
43. M.Tech- Digital Systems & Computer Electronics
44. M.Tech- Embedded System
45. M.Tech- VLSI
46. M.Tech- VLSI Design
47. M.Tech- VLSI System Design
48. M.Tech- Embedded System & VLSI Design
49. M.Tech- VLSI & Embedded System
50. M.Tech- VLSI Design & Embedded Systems
51. M.Tech- Image Processing
52. M.Tech- Digital Image Processing
53. M.Tech- Computers & Communication
54. M.Tech- Computers & Communication Engineering
55. M.Tech- Instrumentation & Control Systems
56. M.Tech – VLSI & Micro Electronics
58. M.Tech- Embedded System & VLSI
59. M.Tech- Computer Science & Engineering
60. M.Tech- Computer Science
61. M.Tech- Computer Science & Technology
62. M.Tech- Computer Networks
63. M.Tech- Computer Networks & Information Security
64. M.Tech- Information Technology
65. M.Tech- Software Engineering
66. M.Tech- Neural Networks
67. M.Tech- Chemical Engineering
68. M.Tech- Biotechnology
69. M.Tech- Nano Technology
70. M.Tech- Food Processing
71. M.Tech- Avionics

and any other course as approved by AICTE/ University from time to time.
### Civil Engg.
1. M.Tech- Structural Engineering
2. M.Tech- Transportation Engineering
3. M.Tech- Infrastructure Engineering & Management
4. ME- Soil Mechanics and Foundation Engineering
5. M.Tech- Environmental Engineering
6. M.Tech-Geo-Informatics
7. M.Tech-Spatial Information Technology
8. M.Tech- Civil Engineering

### EEE
1. M.Tech- Power Electronics
2. M.Tech- Power & Industrial Drives
3. M.Tech- Power Electronics & Electrical Drives
4. M.Tech- Power System Control & Automation
5. M.Tech- Power Electronics & Drives
6. M.Tech- Power Systems
7. M.Tech- Power Systems Engineering
8. M.Tech- High Voltage Engineering
10. M.Tech- Power System and Control
11. M.Tech- Power Electronics & Systems
12. M.Tech- Electrical Machines and Drives
15. M.Tech- Control Engineering
16. M.Tech- Control Systems
17. M.Tech- Electrical Power Engineering
18. M.Tech- Power Engineering & Energy System

### ME
1. M.Tech- Thermal Engineering
2. M.Tech- CAD/CAM
4. M.Tech- Computer Aided Design and Manufacture
5. M.Tech- Advanced Manufacturing Systems
6. M.Tech-Computer Aided Analysis & Design
7. M.Tech- Mechanical Engineering Design

---

3.0 B. **Departments offering M. Tech Programmes with specializations are noted below:**
| ECE | 1. M.Tech- Systems and Signal Processing  
3. M.Tech- Electronics & Communications Engineering  
4. M.Tech- Communication Systems  
5. M.Tech- Communication Engineering & Signal Processing  
6. M.Tech- Microwave and Communication Engineering  
7. M.Tech- Telematics  
9. M.Tech- Embedded System  
10. M.Tech- VLSI  
11. M.Tech- VLSI Design  
12. M.Tech- VLSI System Design  
14. M.Tech- VLSI & Embedded System  
15. M.Tech- VLSI Design & Embedded Systems  
16. M.Tech- Image Processing  
17. M.Tech- Digital Image Processing  
18. M.Tech- Computers & Communication  
20. M.Tech- Instrumentation & Control Systems  
23. M.Tech- Embedded System & VLSI |
|---|---|
| CSE | 1. M.Tech- Computer Science & Engineering  
2. M.Tech- Computer Science  
3. M.Tech- Computer Science & Technology  
4. M.Tech- Computer Networks  
5. M.Tech- Computer Networks & Information Security  
6. M.Tech- Information Technology  
7. M.Tech- Software Engineering  
8. M.Tech- Neural Networks |
| Others | 1. M.Tech- Chemical Engineering  
2. M.Tech- Biotechnology  
3. M.Tech- Nano Technology  
4. M.Tech- Food Processing  
5. M.Tech- Avionics |
4.0 ATTENDANCE

4.1 A student shall be eligible to write University examinations if he acquires a minimum of 75% of attendance in aggregate of all the subjects.

4.2 Condonation of shortage of attendance in aggregate up to 10% (65% and above and below 75%) in each semester shall be granted by the College Academic Committee.

4.3 Shortage of Attendance below 65% in aggregate shall not be condoned.

4.4 Students whose shortage of attendance is not condoned in any semester are not eligible to write their end semester examination of that class.

4.5 A prescribed fee shall be payable towards condonation of shortage of attendance.

4.6 A student shall not be promoted to the next semester unless he satisfies the attendance requirement of the present semester, as applicable. They may seek readmission into that semester when offered next. If any candidate fulfills the attendance requirement in the present semester, he shall not be eligible for readmission into the same class.

5.0 EVALUATION

The performance of the candidate in each semester shall be evaluated subject-wise, with a maximum of 100 marks for theory and 100 marks for practicals, on the basis of Internal Evaluation and End Semester Examination.

5.1 For the theory subjects 60 marks shall be awarded based on the performance in the End Semester Examination and 40 marks shall be awarded based on the Internal Evaluation. The internal evaluation shall be made based on the average of the marks secured in the two Mid Term-Examinations conducted—one in the middle of the Semester and the other immediately after the completion of instruction. Each mid term examination shall be conducted for a total duration of 120 minutes with 4 questions (without choice) each question for 10 marks. End semester examination is conducted for 60 marks for 5 questions to be answered out of 8 questions.
5.2 For practical subjects, 60 marks shall be awarded based on the performance in the End Semester Examinations and 40 marks shall be awarded based on the day-to-day performance as Internal Marks.

5.3 There shall be two seminar presentations during III semester and IV semester. For seminar, a student under the supervision of a faculty member, shall collect the literature on a topic and critically review the literature and submit it to the department in a report form and shall make an oral presentation before the Project Review Committee consisting of Head of the Department, Supervisor and two other senior faculty members of the department. For each Seminar there will be only internal evaluation of 50 marks. A candidate has to secure a minimum of 50% of marks to be declared successful.

5.4 A candidate shall be deemed to have secured the minimum academic requirement in a subject if he secures a minimum of 40% of marks in the End semester Examination and a minimum aggregate of 50% of the total marks in the End Semester Examination and Internal Evaluation taken together.

5.5 In case the candidate does not secure the minimum academic requirement in any subject (as specified in 5.4) he has to reappear for the End semester Examination in that subject. A candidate shall be given one chance to re-register for each subject provided the internal marks secured by a candidate are less than 50% and has failed in the end examination. In such a case, the candidate must re-register for the subject(s) and secure the required minimum attendance. The candidate’s attendance in the re-registered subject(s) shall be calculated separately to decide upon his eligibility for writing the end examination in those subject(s). In the event of the student taking another chance, his internal marks and end examination marks obtained in the previous attempt stand cancelled. For re-registration the candidates have to apply to the University through the college by paying the requisite fees and get approval from the University before the start of the semester in which re-registration is required.
5.6 In case the candidate secures less than the required attendance in any re-registered subject(s), he shall not be permitted to write the End Examination in that subject. He shall again re-register the subject when next offered.

5.7 Laboratory examination for M. Tech. courses must be conducted with two Examiners, one of them being the Laboratory Class Teacher or teacher of the respective college and the second examiner shall be appointed by the university from the panel of examiners submitted by the respective college.

6.0 EVALUATION OF PROJECT/DISSERTATION WORK

Every candidate shall be required to submit a thesis or dissertation on a topic approved by the Project Review Committee.

6.1 A Project Review Committee (PRC) shall be constituted with Head of the Department and two other senior faculty members.

6.2 Registration of Project Work: A candidate is permitted to register for the project work after satisfying the attendance requirement of all the subjects, both theory and practical.

6.3 After satisfying 6.2, a candidate has to submit, in consultation with his project supervisor, the title, objective and plan of action of his project work for approval. The student can initiate the Project work, only after obtaining the approval from the Project Review Committee (PRC).

6.4 If a candidate wishes to change his supervisor or topic of the project, he can do so with the approval of the Project Review Committee (PRC). However, the Project Review Committee (PRC) shall examine whether or not the change of topic/supervisor leads to a major change of his initial plans of project proposal. If yes, his date of registration for the project work starts from the date of change of Supervisor or topic as the case may be.

6.5 A candidate shall submit his status report in two stages at least with a gap of 3 months between them.

6.6 The work on the project shall be initiated at the beginning of the II year and the duration of the project is two semesters. A candidate is permitted to submit Project Thesis only after
successful completion of theory and practical course with the approval of PRC not earlier than 40 weeks from the date of registration of the project work. The candidate has to pass all the theory and practical subjects before submission of the Thesis.

6.7 Three copies of the Project Thesis certified by the supervisor shall be submitted to the College/School/Institute.

6.8 The thesis shall be adjudicated by one examiner selected by the University. For this, the Principal of the College shall submit a panel of 5 examiners, eminent in that field, with the help of the guide concerned and head of the department.

6.9 If the report of the examiner is not favourable, the candidate shall revise and resubmit the Thesis, in the time frame as decided by the PRC. If the report of the examiner is unfavorable again, the thesis shall be summarily rejected. The candidate has to re-register for the project and complete the project within the stipulated time after taking the approval from the University.

6.10 If the report of the examiner is favourable, Viva-Voce examination shall be conducted by a board consisting of the Supervisor, Head of the Department and the examiner who adjudicated the Thesis. The Board shall jointly report the candidate’s work as one of the following:

A. Excellent  
B. Good  
C. Satisfactory  
D. Unsatisfactory  

The Head of the Department shall coordinate and make arrangements for the conduct of Viva-Voce examination.

6.11 If the report of the Viva-Voce is unsatisfactory, the candidate shall retake the Viva-Voce examination only after three months. If he fails to get a satisfactory report at the second Viva-Voce examination, the candidate has to re-register for the project and complete the project within the stipulated time after taking the approval from the University.
7.0 AWARD OF DEGREE AND CLASS

After a student has satisfied the requirements prescribed for the completion of the program and is eligible for the award of M. Tech. Degree he shall be placed in one of the following four classes:

<table>
<thead>
<tr>
<th>Class Awarded</th>
<th>% of marks to be secured</th>
</tr>
</thead>
<tbody>
<tr>
<td>First Class with Distinction</td>
<td>70% and above (Without any Supplementary Appearance )</td>
</tr>
<tr>
<td>First Class</td>
<td>Below 70% but not less than 60% 70% and above (With any Supplementary Appearance )</td>
</tr>
<tr>
<td>Second Class</td>
<td>Below 60% but not less than 50%</td>
</tr>
</tbody>
</table>

The marks in internal evaluation and end examination shall be shown separately in the memorandum of marks.

8.0 WITHHOLDING OF RESULTS

If the student has not paid the dues, if any, to the university or if any case of indiscipline is pending against him, the result of the student will be withheld. His degree will be withheld in such cases.

4.0 TRANSITORY REGULATIONS (for R09)

9.1 Discontinued or detained candidates are eligible for re-admission into same or equivalent subjects at a time as and when offered.

9.2 The candidate who fails in any subject will be given two chances to pass the same subject; otherwise, he has to identify an equivalent subject as per R13 academic regulations.

10. GENERAL

10.1 Wherever the words “he”, “him”, “his”, occur in the regulations, they include “she”, “her”, “hers”.

10.2 The academic regulation should be read as a whole for the purpose of any interpretation.

10.3 In the case of any doubt or ambiguity in the interpretation of the above rules, the decision of the Vice-Chancellor is final.

10.4 The University may change or amend the academic regulations or syllabi at any time and the changes or amendments made shall be applicable to all the students with effect from the dates notified by the University.
**MALPRACTICES RULES**  
**DISCIPLINARY ACTION FOR / IMPROPER CONDUCT IN EXAMINATIONS**

<table>
<thead>
<tr>
<th>Nature of Malpractices/Improper conduct</th>
<th>Punishment</th>
</tr>
</thead>
<tbody>
<tr>
<td>If the candidate:</td>
<td></td>
</tr>
<tr>
<td>1. (a) Possesses or keeps accessible in examination hall, any paper, note book, programmable calculators, Cell phones, pager, palm computers or any other form of material concerned with or related to the subject of the examination (theory or practical) in which he is appearing but has not made use of (material shall include any marks on the body of the candidate which can be used as an aid in the subject of the examination)</td>
<td>Expulsion from the examination hall and cancellation of the performance in that subject only.</td>
</tr>
<tr>
<td>(b) Gives assistance or guidance or receives it from any other candidate orally or by any other body language methods or communicates through cell phones with any candidate or persons in or outside the exam hall in respect of any matter.</td>
<td>Expulsion from the examination hall and cancellation of the performance in that subject only of all the candidates involved. In case of an outsider, he will be handed over to the police and a case is registered against him.</td>
</tr>
<tr>
<td>2. Has copied in the examination hall from any paper, book, programmable calculators, palm computers or any other form of material relevant to the subject of the examination</td>
<td>Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project</td>
</tr>
<tr>
<td></td>
<td>(theory or practical) in which the candidate is appearing.</td>
</tr>
<tr>
<td>---</td>
<td>--------------------------------------------------------</td>
</tr>
<tr>
<td>3.</td>
<td>Impersonates any other candidate in connection with the examination.</td>
</tr>
<tr>
<td>4.</td>
<td>Smuggles in the Answer book or additional sheet or takes out or arranges to send out the question paper during the examination or answer book or additional sheet, during or after</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>5.</td>
<td>Uses objectionable, abusive or offensive language in the answer paper or in letters to the examiners or writes to the examiner requesting him to award pass marks.</td>
</tr>
<tr>
<td>6.</td>
<td>Refuses to obey the orders of the Chief Superintendent/Assistant – Superintendent / any officer on duty or misbehaves or creates disturbance of any kind in and around the examination hall or organizes a walk out or instigates others to walk out, or threatens the officer-in-charge or any person on duty in or outside the examination hall of any injury to his person or to any of his relations whether by words, either spoken or written or by signs or by visible representation, assaults the officer-in-charge, or any person on duty in or</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>outside the examination hall or any of his relations, or indulges in any other act of misconduct or mischief which result in damage to or destruction of property in the examination hall or any part of the College campus or engages in any other act which in the opinion of the officer on duty amounts to use of unfair means or misconduct or has the tendency to disrupt the orderly conduct of the examination.</td>
<td>Expulsion from the examination hall and cancellation of performance in that subject and all the other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat.</td>
</tr>
<tr>
<td>7. Leaves the exam hall taking away answer script or intentionally tears of the script or any part thereof inside or outside the examination hall.</td>
<td>Expulsion from the examination hall and cancellation of performance in that subject and all the other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat.</td>
</tr>
<tr>
<td>8. Possess any lethal weapon or firearm in the examination hall.</td>
<td>Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>9.</td>
<td>If student of the college, who is not a candidate for the particular examination or any person not connected with the college indulges in any malpractice or improper conduct mentioned in clause 6 to 8.</td>
</tr>
<tr>
<td>10.</td>
<td>Comes in a drunken condition to the examination hall.</td>
</tr>
<tr>
<td>11.</td>
<td>Copying detected on the basis of internal evidence, such as, during valuation or during special scrutiny.</td>
</tr>
<tr>
<td>12.</td>
<td>If any malpractice is detected which is not covered in the above clauses 1 to 11 shall be reported to the University for further action to award suitable punishment.</td>
</tr>
</tbody>
</table>
Malpractices identified by squad or special invigilators

1. Punishments to the candidates as per the above guidelines.

2. Punishment for institutions: (if the squad reports that the college is also involved in encouraging malpractices)
   
   (i) A show cause notice shall be issued to the college.
   
   (ii) Impose a suitable fine on the college.
   
   (iii) Shifting the examination centre from the college to another college for a specific period of not less than one year.
Prohibition of ragging in educational institutions Act 26 of 1997

Salient Features

⇒ Ragging within or outside any educational institution is prohibited.
⇒ Ragging means doing an act which causes or is likely to cause Insult or Annoyance of Fear or Apprehension or Threat or Intimidation or outrage of modesty or Injury to a student

<table>
<thead>
<tr>
<th>Imprisonment upto</th>
<th>Fine Upto</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 Months</td>
<td>+ Rs. 1,000/-</td>
</tr>
<tr>
<td>1 Year</td>
<td>+ Rs. 2,000/-</td>
</tr>
<tr>
<td>2 Years</td>
<td>+ Rs. 5,000/-</td>
</tr>
<tr>
<td>5 Years</td>
<td>+ Rs.10,000/-</td>
</tr>
<tr>
<td>10 Months</td>
<td>+ Rs. 50,000/-</td>
</tr>
</tbody>
</table>

In Case of Emergency CALL TOLL FREE NO. : 1800 - 425 - 1288

LET US MAKE JNTUK A RAGGING FREE UNIVERSITY
ABSOLUTELY
NO TO RAGGING

1. Ragging is prohibited as per Act 26 of A.P. Legislative Assembly, 1997.

2. Ragging entails heavy fines and/or imprisonment.

3. Ragging invokes suspension and dismissal from the College.

4. Outsiders are prohibited from entering the College and Hostel without permission.

5. Girl students must be in their hostel rooms by 7.00 p.m.

6. All the students must carry their Identity Card and show them when demanded

7. The Principal and the Wardens may visit the Hostels and inspect the rooms any time.

In Case of Emergency CALL TOLL FREE NO.: 1800 - 425 - 1288
LET US MAKE JNTUK A RAGGING FREE UNIVERSITY
### I SEMESTER

<table>
<thead>
<tr>
<th>S.No</th>
<th>Name of the Subject</th>
<th>L</th>
<th>P</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VLSI Technology and Design</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>CMOS Analog IC Design</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>CPLD and FPGA Architectures and Applications</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>CMOS Digital IC Design</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>Elective I</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Digital System Design</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>Advanced Operating Systems</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Soft Computing Techniques</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Elective II</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Digital Design using HDL</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>Advanced Computer Architecture</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Hardware Software Co-Design</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Laboratory</td>
<td></td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>VLSI Laboratory-I</td>
<td>-</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td><strong>TOTAL</strong></td>
<td></td>
<td></td>
<td><strong>20</strong></td>
</tr>
</tbody>
</table>

### II SEMESTER

<table>
<thead>
<tr>
<th>S.No</th>
<th>Name of the Subject</th>
<th>L</th>
<th>P</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Low Power VLSI Design</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>CMOS Mixed Signal Circuit Design</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>CAD for VLSI</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>Design For Testability</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>Elective III</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Scripting Languages</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>Digital Signal Processors &amp; Architectures</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VLSI Signal Processing</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Elective IV</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>System on Chip Design</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
</tbody>
</table>
### Optimization Techniques in VLSI Design
Semiconductor Memory Design and Testing

<table>
<thead>
<tr>
<th></th>
<th>Laboratory</th>
<th>VLSI Laboratory-II</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td></td>
<td>-</td>
<td>3</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TOTAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>20</td>
</tr>
</tbody>
</table>

### IV – SEMESTER

<table>
<thead>
<tr>
<th></th>
<th>Seminar</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>Project (Continued)</td>
<td></td>
<td></td>
<td></td>
<td>18</td>
</tr>
<tr>
<td></td>
<td>Total</td>
<td></td>
<td></td>
<td></td>
<td>20</td>
</tr>
</tbody>
</table>

### III – SEMESTER

<table>
<thead>
<tr>
<th></th>
<th>Seminar</th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>Project</td>
<td></td>
<td></td>
<td></td>
<td>18</td>
</tr>
<tr>
<td></td>
<td>Total</td>
<td></td>
<td></td>
<td></td>
<td>20</td>
</tr>
</tbody>
</table>

The project will be evaluated at the end of the IV Semester
SYLLABUS

<table>
<thead>
<tr>
<th>I - I</th>
<th>L</th>
<th>P</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
</tbody>
</table>

VLSI TECHNOLOGY AND DESIGN

UNIT-I

VLSI Technology: Fundamentals and applications, IC production process, semiconductor processes, design rules and process parameters, layout techniques and process parameters.

VLSI Design: Electronic design automation concept, ASIC and FPGA design flows, SOC designs, design technologies: combinational design techniques, sequential design techniques, state machine logic design techniques and design issues.

UNIT-II

CMOS VLSI Design: MOS Technology and fabrication process of pMOS, nMOS, CMOS and BiCMOS technologies, comparison of different processes.

Building Blocks of a VLSI circuit: Computer architecture, memory architectures, communication interfaces, mixed signal interfaces.

VLSI Design Issues: Design process, design for testability, technology options, power calculations, package selection, clock mechanisms, mixed signal design.

UNIT-III

Basic electrical properties of MOS and BiCMOS circuits, MOS and BiCMOS circuit design processes, Basic circuit concepts, scaling of MOS circuits-qualitative and quantitative analysis with proper illustrations and necessary derivations of expressions.

UNIT-IV

Subsystem Design and Layout: Some architectural issues, switch logic, gate logic, examples of structured design (combinational logic), some clocked sequential circuits, other system considerations.

Subsystem Design Processes: Some general considerations and an illustration of design processes, design of an ALU subsystem.
UNIT-V

Floor Planning: Introduction, Floor planning methods, off-chip connections.

Architecture Design: Introduction, Register-Transfer design, high-level synthesis, architectures for low power, architecture testing.

Chip Design: Introduction and design methodologies.

TEXT BOOKS:

REFERENCE BOOKS:
### CMOS ANALOG IC DESIGN

<table>
<thead>
<tr>
<th>UNIT –I</th>
<th>L</th>
<th>P</th>
<th>Credits</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOS Devices and Modeling</td>
<td>4</td>
<td>-</td>
<td>3</td>
</tr>
</tbody>
</table>

**UNIT –I**


**UNIT –II**

**Analog CMOS Sub-Circuits** MOS Switch, MOS Diode, MOS Active Resistor, Current Sinks and Sources, Current Mirrors-Current mirror with Beta Helper, Degeneration, Cascode current Mirror and Wilson Current Mirror, Current and Voltage References, Band gap Reference.

**UNIT –III**

**CMOS Amplifiers** Inverters, Differential Amplifiers, Cascode Amplifiers, Current Amplifiers, Output Amplifiers, High Gain Amplifiers Architectures.

**UNIT –IV**


**UNIT –V**

**Comparators** Characterization of Comparator, Two-Stage, Open-Loop Comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.

**TEXT BOOKS:**


REFERENCE BOOKS:


3. CMOS: Circuit Design, Layout and Simulation- Baker, Li and Boyce, PHI.
I – II – II – II – II – I

P P P P P

Credits

4

CPLD AND FPGA ARCHITECTURES AND APPLICATIONS

UNIT-I

**Introduction to Programmable Logic Devices** Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/ Generic Array Logic; Complex Programmable Logic Devices – Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.

UNIT-II

**Field Programmable Gate Arrays** Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, Applications of FPGAs.

UNIT-III

**SRAM Programmable FPGAs** Introduction, Programming Technology, Device Architecture, The Xilinx XC2000, XC3000 and XC4000 Architectures.

UNIT-IV

**Anti-Fuse Programmed FPGAs** Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3 Architectures.

UNIT-V

**Design Applications** General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture.
TEXTBOOKS:


REFERENCE BOOKS:

1. Field Programmable Gate Arrays - John V. Oldfield, Richard C. Dorf, Wiley India.


UNIT-I

**MOS Design** Pseudo NMOS Logic – Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.

UNIT-II

**Combinational MOS Logic Circuits**: MOS logic circuits with NMOS loads, Primitive CMOS logic gates – NOR & NAND gate, Complex Logic circuits design – Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.

UNIT-III

**Sequential MOS Logic Circuits** Behaviour of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flip-flop.

UNIT-IV

**Dynamic Logic Circuits** Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.

UNIT-V

**Semiconductor Memories** Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory- NOR flash and NAND flash.
TEXT BOOKS:


REFERENCE BOOKS:


UNIT-I

Minimization Procedures and CAMP Algorithm Review on minimization of switching functions using tabular methods, k-map, QM algorithm, CAMP-I algorithm, Phase-I: Determination of Adjacencies, DA, CSC, SSMs and EPCs,, CAMP-I algorithm, Phase-II: Passport checking, Determination of SPC, CAMP-II algorithm: Determination of solution cube, Cube based operations, determination of selected cubes are wholly within the given switching function or not, Introduction to cube based algorithms.

UNIT-II

PLA Design, PLA Minimization and Folding Algorithms Introduction to PLDs, basic configurations and advantages of PLDs, PLA-Introduction, Block diagram of PLA, size of PLA, PLA design aspects, PLA minimization algorithm(IISc algorithm), PLA folding algorithm(COMPACT algorithm)-Illustration of algorithms with suitable examples.

UNIT-III

Design of Large Scale Digital Systems Algorithmic state machine charts-Introduction, Derivation of SM Charts, Realization of SM Chart, control implementation, control unit design, data processor design, ROM design, PAL design aspects, digital system design approaches using CPLDs, FPGAs and ASICs.

UNIT-IV

Fault Diagnosis in Combinational Circuits Faults classes and models, fault diagnosis and testing, fault detection test, test generation, testing process, obtaining a minimal complete test set, circuit under test methods- Path sensitization method, Boolean difference method, properties of Boolean differences, Kohavi algorithm, faults in PLAs, DFT schemes, built in self-test.
UNIT-V

**Fault Diagnosis in Sequential Circuits** Fault detection and location in sequential circuits, circuit test approach, initial state identification, Haming experiments, synchronizing experiments, machine identification, distinguishing experiment, adaptive distinguishing experiments.

**TEXTBOOKS:**

1. Logic Design Theory-N. N. Biswas, PHI
3. Digital system Design using PLDd-Lala

**REFERENCE BOOKS:**

UNIT-I

**Introduction to Operating Systems** Overview of computer system hardware, Instruction execution, I/O function, Interrupts, Memory hierarchy, I/O Communication techniques, Operating system objectives and functions, Evaluation of operating System

UNIT-II

**Introduction to UNIX and LINUX** Basic Commands & Command Arguments, Standard Input, Output, Input / Output Redirection, Filters and Editors, Shells and Operations

UNIT-III

**System Calls:** System calls and related file structures, Input / Output, Process creation & termination.

**Inter Process Communication:** Introduction, File and record locking, Client – Server example, Pipes, FIFOs, Streams & Messages, Name Spaces, Systems V IPC, Message queues, Semaphores, Shared Memory, Sockets & TLI.

UNIT-IV

**Introduction to Distributed Systems:** Goals of distributed system, Hardware and software concepts, Design issues.

**Communication in Distributed Systems:** Layered protocols, ATM networks, Client - Server model, Remote procedure call and Group communication.

UNIT-V

**Synchronization in Distributed Systems:** Clock synchronization, Mutual exclusion, E-tech algorithms, Bully algorithm, Ring algorithm, Atomic transactions

**Deadlocks:** Dead lock in distributed systems, Distributed dead lock prevention and distributed dead lock detection.
TEXT BOOKS:

1. The Design of the UNIX Operating Systems – Maurice J. Bach, 1986, PHI.
2. Distributed Operating System - Andrew. S. Tanenbaum, 1994, PHI.

REFERENCE BOOKS:

UNIT – I

**Introduction:** Approaches to intelligent control, Architecture for intelligent control, Symbolic reasoning system, Rule-based systems, the AI approach, Knowledge representation - Expert systems.

UNIT – II

**Artificial Neural Networks:** Concept of Artificial Neural Networks and its basic mathematical model, McCulloch-Pitts neuron model, simple perceptron, Adaline and Madaline, Feed-forward Multilayer Perceptron, Learning and Training the neural network, Data Processing: Scaling, Fourier transformation, principal-component analysis and wavelet transformations, Hopfield network, Self-organizing network and Recurrent network, Neural Network based controller.

UNIT – III

**Fuzzy Logic System:** Introduction to crisp sets and fuzzy sets, basic fuzzy set operation and approximate reasoning, Introduction to fuzzy logic modeling and control, Fuzzification, inferencing and defuzzification, Fuzzy knowledge and rule bases, Fuzzy modeling and control schemes for nonlinear systems, Self-organizing fuzzy logic control, Fuzzy logic control for nonlinear time delay system.

UNIT – IV

**Genetic Algorithm:** Basic concept of Genetic algorithm and detail algorithmic steps, Adjustment of free parameters, Solution of typical control problems using genetic algorithm, Concept on some other search techniques like Tabu search and ant-colony search techniques for solving optimization problems.

UNIT – V

**Applications:** GA application to power system optimisation problem, Case studies: Identification and control of linear and nonlinear dynamic systems using MATLAB-Neural Network toolbox, Stability analysis
of Neural-Network interconnection systems, Implementation of fuzzy logic controller using MATLAB fuzzy-logic toolbox, Stability analysis of fuzzy control systems.

TEXTBOOKS:

REFERENCE BOOKS:
UNIT-I

**Digital Logic Design using VHDL** Introduction, designing with VHDL, design entry methods, logic synthesis, entities, architecture, packages and configurations, types of models: dataflow, behavioral, structural, signals vs. variables, generics, data types, concurrent vs. sequential statements, loops and program controls.

**Digital Logic Design using Verilog HDL** Introduction, Verilog Data types and Operators, Binary data manipulation, Combinational and Sequential logic design, Structural Models of Combinational Logic, Logic Simulation, Design Verification and Test Methodology, Propagation Delay, Truth Table models using Verilog.

UNIT-II

**Combinational Logic Circuit Design using VHDL** Combinational circuits building blocks: Multiplexers, Decoders, Encoders, Code converters, Arithmetic comparison circuits, VHDL for combinational circuits, Adders-Half Adder, Full Adder, Ripple-Carry Adder, Carry Look-Ahead Adder, Subtraction, Multiplication.

**Sequential Logic Circuit Design using VHDL** Flip-flops, registers & counters, synchronous sequential circuits: Basic design steps, Mealy State model, Design of FSM using CAD tools, Serial Adder Example, State Minimization, Design of Counter using sequential Circuit approach.

UNIT-III

**Digital Logic Circuit Design Examples using Verilog HDL** Behavioral modeling, Data types, Boolean-Equation-Based behavioral models of combinational logics, Propagation delay and continuous assignments, latches and level-sensitive circuits in Verilog, Cyclic behavioral models of flip-flops and latches and Edge detection, comparison of styles for behavioral model; Behavioral model, Multiplexers, Encoders and
Decoders, Counters, Shift Registers, Register files, Dataflow models of a linear feedback shift register, Machines with multi cycle operations, ASM and ASMD charts for behavioral modeling, Design examples, Keypad scanner and encoder.

UNIT-IV

**Synthesis of Digital Logic Circuit Design** Introduction to Synthesis, Synthesis of combinational logic, Synthesis of sequential logic with latches and flip-flops, Synthesis of Explicit and Implicit State Machines, Registers and counters.

UNIT-V

**Testing of Digital Logic Circuits and CAD Tools** Testing of logic circuits, fault model, complexity of a test set, path-sensitization, circuits with tree structure, random tests, testing of sequential circuits, built in self test, printed circuit boards, computer aided design tools, synthesis, physical design.

**TEXT BOOKS:**


**REFERENCE BOOKS:**


UNIT-I

**Fundamentals of Computer Design** Fundamentals of Computer design, Changing faces of computing and task of computer designer, Technology trends, Cost price and their trends, measuring and reporting performance, Quantitative principles of computer design, Amdahl’s law.

Instruction set principles and examples- Introduction, classifying instruction set- memory addressing- type and size of operands, Operations in the instruction set.

UNIT-II

**Pipelines** Introduction, basic RISC instruction set, Simple implementation of RISC instruction set, Classic five stage pipe lined RISC processor, Basic performance issues in pipelining, Pipeline hazards, Reducing pipeline branch penalties.

**Memory Hierarchy Design** Introduction, review of ABC of cache, Cache performance, Reducing cache miss penalty, Virtual memory.

UNIT-III

**Instruction Level Parallelism (ILP)-The Hardware Approach** Instruction-Level parallelism, Dynamic scheduling, Dynamic scheduling using Tomasulo’s approach, Branch prediction, High performance instruction delivery- Hardware based speculation.

**ILP Software Approach** Basic compiler level techniques, Static branch prediction, VLIW approach, Exploiting ILP, Parallelism at compile time, Cross cutting issues - Hardware verses Software.

UNIT-IV

**Multi Processors and Thread Level Parallelism** Multi Processors and Thread level Parallelism- Introduction, Characteristics of application
domain, Systematic shared memory architecture, Distributed shared – Memory architecture, Synchronization.

UNIT-V

**Inter Connection and Networks** Introduction, Interconnection network media, Practical issues in interconnecting networks, Examples of interconnection, Cluster, Designing of clusters.

**Intel Architecture** Intel IA-64 ILP in embedded and mobile markets Fallacies and pit falls.

**TEXTBOOKS:**

**REFERENCE BOOKS:**
UNIT-I

**Co-Design Issues** Co-Design Models, Architectures, Languages, A Generic Co-design Methodology.

**Co-Synthesis Algorithms** Hardware software synthesis algorithms: hardware – software partitioning distributed system co-synthesis.

UNIT-II

**Prototyping and Emulation** Prototyping and emulation techniques, prototyping and emulation environments, future developments in emulation and prototyping architecture specialization techniques, system communication infrastructure

**Target Architectures** Architecture specialization techniques, System Communication infrastructure, Target Architecture and Application System classes, Architecture for control dominated systems (8051-Architectures for High performance control), Architecture for Data dominated systems (ADSP21060, TMS320C60), Mixed Systems.

UNIT-III

Compilation Techniques and Tools for Embedded Processor Architectures Modern embedded architectures, embedded software development needs, compilation technologies, practical consideration in a compiler development environment.

UNIT-IV:

**Design Specification and Verification** Design, co-design, the co-design computational model, concurrency coordinating concurrent computations, interfacing components, design verification, implementation verification, verification tools, interface verification.

UNIT-V:

**Languages for System-Level Specification and Design-I**

System-level specification, design representation for system level synthesis, system level specification languages.
Languages for System-Level Specification and Design-II
Heterogeneous specifications and multi language co-simulation, the cosyma system and lycos system.

TEXTBOOKS:

REFERENCE BOOKS:
VLSI LABORATORY-I

- The students are required to design the logic circuit to perform the following experiments using necessary simulator (Xilinx ISE Simulator/Mentor Graphics Questa Simulator) to verify the logical/functional operation and to perform the analysis with appropriate synthesizer (Xilinx ISE Synthesizer/Mentor Graphics Precision RTL) and then verify the implemented logic with different hardware modules/kits (CPLD/FPGA kits).

- The students are required to acquire the knowledge in both the Platforms (Xilinx and Mentor graphics) by perform at least FIVE experiments on each Platform.

List of Experiments:

1. Realization of Logic gates.
2. Parity Encoder.
3. Random Counter
4. Single Port Synchronous RAM.
5. Synchronous FIFO.
6. ALU.
7. UART Model.
8. Dual Port Asynchronous RAM.
10. Traffic Light Controller using Sequential Logic circuits
12. Finite State Machine(FSM) based logic circuit.

Lab Requirements:

Software:

- Xilinx ISE Suite 13.2 Version, Mentor Graphics-Questa Simulator, Mentor Graphics-Precision RTL

Hardware:

- Personal Computer with necessary peripherals, configuration and operating System and relevant VLSI (CPLD/FPGA) hardware Kits.
UNIT-I


UNIT-II

Switched Capacitance Minimization Approaches
System Level Measures, Circuit Level Measures, Mask level Measures.

UNIT-III


UNIT-IV

Low-Voltage Low-Power Multipliers Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh-Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.

UNIT-V

Low-Voltage Low-Power Memories Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.
TEXT BOOKS:
2. Low-Voltage, Low-Power VLSI Subsystems – Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.

REFERENCE BOOKS:
UNIT-I

**Switched Capacitor Circuits** Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators first order filters, Switch sharing, biquad filters.

UNIT-II

**Phased Lock Loop (PLL)** Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs-Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs-PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications.

UNIT-III

**Data Converter Fundamentals** DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters

UNIT-IV


UNIT-V

**Oversampling Converters** Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multibit quantizers, Delta sigma D/A

**TEXTBOOKS:**
2. CMOS Analog Circuit Design - Philip E. Allen and Douglas R. Holberg,
REFERENCES:


REFERENCE BOOKS:

UNIT-I


UNIT-II

**Partitioning, Floor Planning, Pin Assignment and Placement**
Partitioning – Problem formulation, Classification of Partitioning algorithms, Kernighan-Lin Algorithm, Simulated Annealing, Floor Planning – Problem formulation, Classification of floor planning algorithms, constraint based floor planning, Rectangular Dualization, Pin Assignment – Problem formulation, Classification of pin assignment algorithms, General and channel Pin assignments, Placement – Problem formulation, Classification of placement algorithms, Partitioning based placement algorithms;

UNIT-III

**Global Routing and Detailed Routing** Global Routing – Problem formulation, Classification of global routing algorithms, Maze routing algorithms, Detailed Routing – Problem formulation, Classification of routing algorithms, Single layer routing algorithms;

UNIT-IV


UNIT-V

**Chip Input and Output Circuits** ESD Protection, Input Circuits, Output Circuits and $L\left(\frac{di}{dt}\right)$ noise, On-chip clock Generation and Distribution, Latch-up and its prevention.
TEXT BOOKS:


REFERENCE BOOKS:


UNIT-I


UNIT-II


UNIT-III

**Testability Measures** SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.

UNIT-IV

**Built-In Self-Test** The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.

UNIT-V

**Boundary Scan Standard** Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BDSL Description Components, Pin Descriptions.

**TEXTBOOKS:**

**REFERENCE BOOKS:**
<table>
<thead>
<tr>
<th><strong>I – III</strong></th>
<th><strong>L</strong></th>
<th><strong>P</strong></th>
<th><strong>Credits</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>-</td>
<td>3</td>
<td></td>
</tr>
</tbody>
</table>

**(ELECTIVE-III)**  
**SCRIPTING LANGUAGES**

**UNIT-I**  
**Introduction to Scripts and Scripting** Characteristics and uses of scripting languages, Introduction to PERL, Names and values, Variables and assignment, Scalar expressions, Control structures, Built-in functions, Collections of Data, Working with arrays, Lists and hashes, Simple input and output, Strings, Patterns and regular expressions, Subroutines, Scripts with arguments.

**UNIT-II**  
**Advanced PERL** Finer points of Looping, Subroutines, Using Pack and Unpack, Working with files, Navigating the file system, Type globs, Eval, References, Data structures, Packages, Libraries and modules, Objects, Objects and modules in action, Tied variables, Interfacing to the operating systems, Security issues.

**UNIT-III**  
**TCL** The TCL phenomena, Philosophy, Structure, Syntax, Parser, Variables and data in TCL, Control flow, Data structures, Simple input/output, Procedures, Working with Strings, Patterns, Files and Pipes, Example code.

**UNIT-IV**  

**UNIT-V**  
**TK, JavaScript and OOP Concepts** Visual tool kits, Fundamental concepts of TK, TK by example, Events and bindings, Geometry managers, PERL-TK.
JavaScript – Object models, Design Philosophy, Versions of JavaScript, The Java Script core language

Object Oriented Programming Concepts (Qualitative Concepts Only): Objects, Classes, Encapsulation, Data Hierarchy.

TEXTBOOKS:

REFERENCE BOOKS:
4. Tcl/Tk 8.5 Programming Cookbook- Bert Wheeler
I – II | L | P | Credits
---|---|---|---
4 | - | 3

**DIGITAL SIGNAL PROCESSORS & ARCHITECTURES**

**UNIT-I**

**Introduction to Digital Signal Processing** Introduction, a Digital signal-processing system, the sampling process, discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation.

**Computational Accuracy in DSP Implementations** Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

**UNIT-II**

**Architectures for Programmable DSP Devices** Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation UNIT, Programmability and Program Execution, Speed Issues, Features for External interfacing.

**UNIT-III**

**Programmable Digital Signal Processors** Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors.

**UNIT-IV**

**Analog Devices Family of DSP Devices** Analog Devices Family of DSP Devices – ALU and MAC block diagram, Shifter Instruction, Base Architecture of ADSP 2100, ADSP-2181 high performance Processor. Introduction to Black fin Processor - The Black fin Processor,
Introduction to Micro Signal Architecture, Overview of Hardware Processing Units and Register files, Address Arithmetic Unit, Control Unit, Bus Architecture and Memory, Basic Peripherals.

UNIT-V

Interfacing Memory and I/O Peripherals to Programmable DSP Devices Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).

TEXT BOOKS:

REFERENCE BOOKS:
3. Digital Signal Processing Applications Using the ADSP-2100 Family by The Applications Engineering Staff of Analog Devices, DSP Division, Edited by Amy Mar, PHI
UNIT-I

**Introduction to DSP** Typical DSP algorithms, DSP algorithms benefits, Representation of DSP algorithms


UNIT-II

**Folding:** Introduction -Folding Transform - Register minimization Techniques – Register minimization in folded architectures – folding of multirate systems

**Unfolding:** Introduction – An Algorithm for Unfolding – Properties of Unfolding – critical Path, Unfolding and Retiming – Applications of Unfolding

UNIT-III

**Systolic Architecture Design** Introduction – Systolic Array Design Methodology – FIR Systolic Arrays – Selection of Scheduling Vector – Matrix Multiplication and 2D Systolic Array Design – Systolic Design for Space Representations contain Delays

UNIT-IV

**Fast Convolution** Introduction – Cook-Toom Algorithm – Winogard algorithm – Iterated Convolution – Cyclic Convolution – Design of Fast Convolution algorithm by Inspection

UNIT-V

**Low Power Design** Scaling Vs Power Consumption –Power Analysis, Power Reduction techniques – Power Estimation Approaches

**Programmable DSP:** Evaluation of Programmable Digital Signal

**TEXTBOOKS:**


**REFERENCE BOOKS:**

UNIT-I


UNIT-II


UNIT-III


UNIT-IV

UNIT-V

**Application Studies / Case Studies** SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

**TEXT BOOKS:**


**REFERENCE BOOKS:**

2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) – Jason Andrews – Newnes, BK and CDROM.
UNIT-I

**Statistical Modeling** Modeling sources of variations, Monte Carlo techniques, Process variation modeling- Pelgrom’s model, Principle component based modeling, Quad tree based modeling, Performance modeling- Response surface methodology, delay modeling, interconnect delay models.

UNIT-II

**Statistical Performance, Power and Yield Analysis** Statistical timing analysis, parameter space techniques, Bayesian networks Leakage models, Highlevel statistical analysis, Gate level statistical analysis, dynamic power, leakage power, temperature and power supply variations, High level yield estimation and gate level yield estimation.

UNIT-III

**Convex Optimization** Convex sets, convex functions, geometric programming, trade-off and sensitivity analysis, Generalized geometric programming, geometric programming applied to digital circuit gate sizing, Floor planning, wire sizing, Approximation and fitting- Monomial fitting, Maxmonomial fitting, Polynomial fitting.

UNIT-IV


UNIT-V

work-test generation procedures, Power estimation-application of GA-
Standard cell placement-GA for ATG-problem encoding- fitness
function-GA Vs Conventional algorithm.

TEXT BOOKS/REFERENCE BOOKS:

1. Statistical Analysis and Optimization for VLSI: Timing and Power -

2. Genetic Algorithm for VLSI Design, Layout and Test Automation -

UNIT-I

**Random Access Memory Technologies** SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM.

UNIT-II

**Non-volatile Memories** Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture

UNIT-III

**Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance** RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, non-volatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory

UNIT-IV

**Semiconductor Memory Reliability and Radiation Effects** General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP),
Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures

UNIT-V

Advanced Memory Technologies and High-density Memory Packing Technologies  Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory Packaging Future Directions.

TEXTBOOKS:

PART-A: VLSI Lab (Back-end Environment)

- The students are required to design and implement the Layout of the following experiments of any SIX using CMOS 130nm Technology with Mentor Graphics Tool.

**List of Experiments:**

1. Inverter Characteristics.
2. Full Adder.
3. RS-Latch, D-Latch and Clock Divider.
4. Synchronous Counter and Asynchronous Counter.
5. Static RAM Cell.
6. Dynamic RAM Cell.
7. ROM

PART-B: Mixed Signal Simulation

- The students are required to perform the following experimental concepts with suitable complexity mixed-signal application based circuits of any FOUR (circuits consisting of both analog and digital parts) using necessary software tools.

**List of experimental Concepts:**

- Analog circuit simulation.
- Digital circuit simulation.
- Mixed signal simulation.
- Layout Extraction.
- Parasitic values estimation from layout.
• Layout Vs Schematic.
• Net List Extraction.
• Design Rule Checks.

**Lab Requirements:**

**Software:**


**Hardware:**

- Personal Computer with necessary peripherals, configuration and operating System and relevant VLSI (CPLD/FPGA) hardware Kits.